IS61NVVP409618B-166M3I

容量	72M
規格	4Mx18
電壓	1.8V
VccQ	1.8V
狀態	Prod
tKQ(ns)	2.6, 3.1
腳位數	QFP(100), BGA(165, 119)
速度Mhz	250, 200, 166
評論上一版本	P

數據表

索取報價

IS61NVVP409618B-166M3I 特徵

100 percent bus utilization
No wait cycles between Read and Write
Internal self-timed write cycle
Individual Byte Write Control
Single R/W (Read/Write) control pin
Clock controlled, registered address, data and control
Interleaved or linear burst sequence control us- ing MODE input
Three chip enables for simple depth expansion and address pipelining
Power Down mode
Common data inputs and data outputs
CKE pin to enable clock and suspend operation
JEDEC 100-pin TQFP, 165-ball PBGA and 119- ball PBGA packages
Power supply: NLP: Vdd 3.3V (± 5%), Vddq 3.3V/2.5V (± 5%) NVP: Vdd 2.5V (± 5%), Vddq 2.5V (± 5%) NVVP: Vdd 1.8V (± 5%), Vddq 1.8V (± 5%)
JTAG Boundary Scan for PBGA packages
Industrial temperature available

概觀

, 100 percent bus utilization , No wait cycles between Read and Write , Internal self-timed write cycle , Individual Byte Write Control , Single R/W (Read/Write) control pin , Clock controlled, registered address,

IC 編號

庫存數量

可用數量

IC 編號

庫存數量

可用數量

IS61NVVP409618B-166M3I-TR

IS61NVVP409618B-166B3LI-TR

IS61NVVP409618B-166B2

IS61NVVP409618B-166M3

IS61NVVP409618B-166B2-TR

IS61NVVP409618B-166M3-TR