| 容量 | 72M |
|---|---|
| 規格 | 4Mx18 |
| 陣 | 2 |
| 狀態 | Prod |
| 速度Mhz | 250, 300, 333, 400 |
| 評論上一版本 | IS61QDB24M18A |
| 產品系列 | 61 = QUAD/P DDR-2/P |
| 配置 | 4M18 = 4M x18 |
| 包裝代碼 | B4 = 165 ball BGA (13 x 15 mm) |
| ROHS版 | = Leaded |
| 突發類型 | B2 = Burst 2 |
| 硅片版本 | C = C |
| 讀延時（RL） | blank = 1.5 clock cycles or 2.5 clock cycles |
| ODT選項 | blank = No ODT |
| 產品類別 | QD = QUAD |
| 溫度範圍 | I = Industrial (-40°C to +85°C) |
| 速度 | 333 = 333MHz |
| 外包裝 | Tape on Reel |
The chronous, high-performance CMOS static random access memory (SRAM) devices. These SRAMs have separate I/Os, eliminating the need for high-speed bus turnaround. The rising edge of K clock initi- ates the read/write operation, and all internal operations are self-timed. Refer to the description of the basic operations of these.