| 容量 | 18M |
|---|---|
| 規格 | 1Mx18 |
| 陣 | 4 |
| 狀態 | Prod |
| 速度Mhz | 450, 500, 550, 567 |
| 評論上一版本 | 2.5 Cycle Read |
| 產品系列 | 61 = QUAD/P DDR-2/P |
| 配置 | 1M18 = 1M x18 |
| 包裝代碼 | M3 = 165-ball BGA (15 x 17 mm) |
| ROHS版 | = Leaded |
| 突發類型 | B4 = Burst 4 |
| 硅片版本 | C = C |
| 讀延時（RL） | blank = 1.5 clock cycles or 2.5 clock cycles |
| ODT選項 | blank = No ODT |
| 產品類別 | DDP = DDR-IIP, Common I/O |
| 溫度範圍 | I = Industrial (-40°C to +85°C) |
| 速度 | 450 = 450MHz |
| 外包裝 | Tape on Reel |
The 18Mb IS61DDPB451236C/C1/C2 and IS61DDPB41M18C/C1/C2 are synchronous, high-performance CMOS static random access memory (SRAM) devices. These SRAMs have a common I/O bus. The rising edge of K clock initiates the read/write operation, and all internal operations are self- timed. Refer to the Timing Reference Diagram for Truth Table for a description of the basic operations of these DDR-IIP (Burst of 4) CIO SRAMs. Read and write addresses are registered on alternating rising edges of the K clock. Reads and writes are performed in double data rate. The following are registered internally on the rising edge of the K clock: