1. ISSI
  2. SRAM
  3. Synchronous SRAM
  4. Pipeline
  5. 3.3V
  6. TQFP
  7. IS61LPD51236A-200TQLI-TR

  IS61LPD51236A-200TQLI-TR

Datasheet
Get Quote
Org 512Kx36
Pkg(Pins) TQFP
tKQ 2.6, 3.1
Vcc 3.3V
VccQ 2.5/3.3V
Models IBIS, BSDL
Solder Lead-free (RoHS Compliant)
Status Prod
Comment P/DCD
Outpack Tape on reel
Speed(Mhz) 200
Temp.Range Industrial Grade (-40C to +85°C)
Product Family High Speed
Datasheet
Get Quote

IS61LPD51236A-200TQLI-TR Features

  • Internal self-timed write cycle
  • Individual Byte Write Control and Global Write
  • Clock controlled, registered address, data and control
  • Burst sequence control using MODE input
  • Three chip enable option for simple depth ex- pansion and address pipelining
  • Common data inputs and data outputs
  • Auto Power-down during deselect
  • Double cycle deselect
  • Snooze MODE for reduced-power standby
  • JTAG Boundary Scan for PBGA package
  • Power Supply LPD: Vdd 3.3V + 5%, Vddq 3.3V/2.5V + 5% VPD: Vdd 2.5V + 5%, Vddq 2.5V + 5%
  • JEDEC 100-Pin TQFP and 165-pin PBGA package

Overview

The ISSI IS61LPD/VPD51236A and IS61LPD/VP- D102418A are high-speed, low-power synchronous static RAMs designed to provide burstable, high-performance memory for communication and networking applications. The IS61LPD/VPD51236A is organized as 524,288 words by 36 bits, and the IS61LPD/VPD102418A is organized as 1,048,576 words by 18 bits. Fabricated with ISSI's advanced CMOS technology, the device integrates a 2-bit burst counter, high-speed SRAM core, and high- drive capability outputs into a single monolithic circuit. All synchronous inputs pass through registers controlled by a positive-edge-triggered single clock input.