Org | 16Mx18 |
---|---|
Pkg(Pins) | BGA(144) |
Speed | tCK = 2.5ns; tRC = 15ns |
Solder | Lead-free (RoHS Compliant) |
Status | Prod |
Interface | Common I/O |
Temp.Range | Industrial Grade (-40C to +85°C) |
Product Family | 49NL = RLDRAM 2 |
Configuration | 93200 = 32M x 9 |
Package Code | B = B |
Speed Grade | 25E = tCK = 2.5ns; tRC = 15ns |
ROHS Version | L = Lead-free (RoHS compliant) |
Package Number | B = 144-ball FBGA (RLDRAM 2) |
I/O Type | C = Common I/O |
Temperature Range | I = Industrial (-40C to 85°C) |
Address inputs: Defines the row and column addresses for READ and WRITE operations. During a MODE REGISTER SET, the address inputs define the register settings. They are sampled at the rising edge of CK. Bank address inputs: Selects to which internal bank a command is being applied to. Input clock: CK and CK# are differential input clocks. Addresses and commands are latched on the rising edge of CK. CK# is ideally 180 degrees out of phase with CK.