| Density | 18M |
|---|---|
| Org | 512Kx36 |
| Burst | 2 |
| Status | Prod |
| Speed Mhz | 333, 400, 450, 500 |
| Comments Previous Revision | 2.5 Cycle Read Latency |
| Product Family | 61 = QUAD/P DDR-2/P |
| Configuration | 51236 = 512K x36 |
| Package Code | B4 = 165 ball BGA (13 x 15 mm) |
| ROHS Version | L = Lead-free |
| Burst Type | B2 = Burst 2 |
| Die Rev | C = C |
| Read Latency (RL) | blank = 1.5 clock cycles or 2.5 clock cycles |
| ODT Option | 2 = ODT Option 2 If ODT = HIGH, a high range termination resistance is selected. If ODT = LOW or floating, ODT is disabled |
| Product Type | QDP = QUADP |
| Temperature Range | I = Industrial (-40°C to +85°C) |
| Speed | 400 = 400MHz |
The are synchronous, high-performance CMOS static random access memory (SRAM) devices. These SRAMs have separate I/Os, eliminating the need for high-speed bus turnaround. The rising edge of K clock initiates the read/write operation, and all internal operations are self-timed. Refer to the for a description of the basic.