| Density | 72M |
|---|---|
| Org | 2Mx36 |
| Burst | 2 |
| Status | Prod |
| Speed Mhz | 250, 300, 333 |
| Comments Previous Revision | IS61QDB22M36, Application Note |
| Product Family | 61 = QUAD/P DDR-2/P |
| Configuration | 2M36 = 2M x36 |
| Package Code | M3 = 165-ball BGA (15 x 17 mm) |
| ROHS Version | L = Lead-free |
| Burst Type | B2 = Burst 2 |
| Die Rev | A = A |
| Read Latency (RL) | blank = 1.5 clock cycles or 2.5 clock cycles |
| ODT Option | blank = No ODT |
| Product Type | QD = QUAD |
| Temperature Range | blank = Commercial (0°C to 70°C) |
| Speed | 333 = 333MHz |
The synchronous, high-performance CMOS static random access memory (SRAM) devices. These SRAMs have separate I/Os, eliminating the need for high-speed bus turnaround. The rising edge of K clock initiates the read/write operation, and all internal operations are self-timed. Refer to the.