1. ISSI
  2. SRAM
  3. QUAD/QUADP and DDR-II/DDR-IIP
  4. DDR-II, Common I/O, Separate I/O
  5. 36M 1Mx36
  6. 165 ball BGA (13 x 15 mm)
  7. IS61DDB21M36C-400B4LI-TR

  IS61DDB21M36C-400B4LI-TR

Datasheet
Get Quote
Density 36M
Org 1Mx36
Burst 2
Status Prod
Speed Mhz 250, 300, 333, 400
Comments Previous Revision
Product Family 61 = QUAD/P DDR-2/P
Configuration 1M36 = 1M x36
Package Code B4 = 165 ball BGA (13 x 15 mm)
ROHS Version L = Lead-free
Burst Type B2 = Burst 2
Die Rev C = C
Read Latency (RL) blank = 1.5 clock cycles or 2.5 clock cycles
ODT Option blank = No ODT
Product Type DD = DDR-II, Common I/O
Temperature Range I = Industrial (-40°C to +85°C)
Speed 400 = 400MHz
Outpack Tape on Reel
Datasheet
Get Quote

IS61DDB21M36C-400B4LI-TR Features

  • 1Mx36 and 2Mx18 configuration available.
  • On-chip delay-locked loop (DLL) for wide data valid window.
  • Common I/O read and write ports.
  • Synchronous pipeline read with self-timed late write operation.
  • Double Data Rate (DDR) interface for read and write input ports.
  • Fixed 2-bit burst for read and write operations.
  • Clock stop support.
  • Two input clocks (K and K#) for address and control registering at rising edges only. Two input clocks (C and C#) for data output control. Two echo clocks (CQ and CQ#) that are delivered simultaneously with data. +1.8V core power supply and 1.5V to 1.8V VDDQ, used with 0.75V to 0.9V VREF.
  • HSTL input and output interface.
  • Read/write address
  • Read enable
  • Write enable
  • Byte writes for first burst address
  • Data-in for first burst address The following are registered on the rising edge of the K# clock:
  • Byte writes for second burst address
  • Data-in for second burst address
  • Full data coherency.
  • Boundary scan using limited set of JTAG 1149.1 functions.
  • Byte write capability.
  • Fine ball grid array (FBGA) package: 13mmx15mm and 15mmx17mm body size 165-ball (11 x 15) array

Overview

The 36Mb IS61DDB21M36C and IS61DDB22M18C are synchronous, high-performance CMOS static random access memory (SRAM) devices. These SRAMs have a common I/O bus. The rising edge of K clock initiates the read/write operation, and all internal operations are self-timed. Refer to the Timing Reference Diagram for Truth Table for a description of the basic operations of these DDR-II (Burst of 2) CIO SRAMs.

 

Related Part Number(s)

Description Stock Qty Available Qty Description Stock Qty Available Qty
IS61DDB21M36C-250B4 IS61DDB21M36C-300M3I
IS61DDB21M36C-250B4-TR IS61DDB21M36C-300M3I-TR
IS61DDB21M36C-250B4I IS61DDB21M36C-300M3L 10,000
IS61DDB21M36C-250B4I-TR IS61DDB21M36C-300M3L-TR
IS61DDB21M36C-250B4L IS61DDB21M36C-300M3LI 10,000
IS61DDB21M36C-250B4L-TR IS61DDB21M36C-300M3LI-TR
IS61DDB21M36C-250B4LI IS61DDB21M36C-333B4
IS61DDB21M36C-250B4LI-TR IS61DDB21M36C-333B4-TR
IS61DDB21M36C-250M3 IS61DDB21M36C-333B4I
IS61DDB21M36C-250M3-TR IS61DDB21M36C-333B4I-TR
IS61DDB21M36C-250M3I IS61DDB21M36C-333B4L
IS61DDB21M36C-250M3I-TR IS61DDB21M36C-333B4L-TR
IS61DDB21M36C-250M3L 10,000 IS61DDB21M36C-333B4LI
IS61DDB21M36C-250M3L-TR IS61DDB21M36C-333B4LI-TR
IS61DDB21M36C-250M3LI 10,000 IS61DDB21M36C-333M3
IS61DDB21M36C-250M3LI-TR IS61DDB21M36C-333M3-TR
IS61DDB21M36C-300B4 IS61DDB21M36C-333M3I
IS61DDB21M36C-300B4-TR IS61DDB21M36C-333M3I-TR
IS61DDB21M36C-300B4I IS61DDB21M36C-333M3L 10,000
IS61DDB21M36C-300B4I-TR IS61DDB21M36C-333M3L-TR
IS61DDB21M36C-300B4L IS61DDB21M36C-333M3LI 10,000
IS61DDB21M36C-300B4L-TR IS61DDB21M36C-333M3LI-TR
IS61DDB21M36C-300B4LI IS61DDB21M36C-400B4
IS61DDB21M36C-300B4LI-TR IS61DDB21M36C-400B4-TR
IS61DDB21M36C-300M3 IS61DDB21M36C-400B4I
IS61DDB21M36C-300M3-TR
Show All (65)