IS43LR16160F-5BLI-TR
Features
-
JEDEC standard 1.8V power supply.
-
64ms refresh period (8K cycle)
-
VDD = 1.8V, VDDQ = 1.8V
-
Auto & self refresh
-
Four internal banks for concurrent operation
-
Concurrent Auto Precharge
-
MRS cycle with address key programs
-
Maximum clock frequency up to 200MHZ
-
- CAS latency 2, 3 (clock)
- Burst length (2, 4, 8, 16)
- Burst type (sequential & interleave)
-
Maximum data rate up to 400Mbps/pin
-
Power Saving support
- PASR (Partial Array Self Refresh)
- Auto TCSR (Temperature Compensated Self Refresh)
- Deep Power Down Mode
- Programmable Driver Strength Control by Full Strength
or 3/4, 1/2, 1/4, or 1/8 of Full Strength
-
Fully differential clock inputs (CK, /CK)
-
All inputs except data & DM are sampled at the rising
edge of the system clock
-
Data I/O transaction on both edges of data strobe
-
Bidirectional data strobe per byte of data (DQS)
-
Status Register Read (SRR)
-
DM for write masking only
-
LVCMOS compatible inputs/outputs
-
Edge aligned data & data strobe output
-
60-Ball FBGA package