| Buy | |
|---|---|
| Density | 2G |
| Org | 64Mx32 |
| Vcc | 1.2/1.8V |
| Type | LPDDR2 |
| Refresh | 8K |
| Status | S=Q3/20 |
| Pkg Pins | BGA(134), PoP(168) |
| Speed Mhz | 533, 400 |
| Comment Previous Rev | |
| Product Family | 46 = DDR/DDR2/DDR3/DDR4 Automotive grade |
| Temp. Grade | A2 = Automotive Grade (-40°C to +105°C) |
| Solder Type | L = SnAgCu |
| Number Of Words | 640 = 64M |
| Generation | C = C |
| Speed | 18 = 533MHz |
| Operating Voltage Range | LD = 1.2V - 1.8V LPDDR2 |
| Bus Width | 32 = x32 |
| Package Type | BP = PoP BGA |
| Outpack | Tape on Reel |
The IS43/46LD16128C/32640C is 2Gbit CMOS LPDDR2 DRAM. The device is organized as 8 banks of 16Meg words of 16bits or 8Meg words of 32bits. This product uses a double-data-rate architecture to achieve high-speed operation. The double data rate architecture is essentially a 4N prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. This product offers fully synchronous operations referenced to both rising and falling edges of the clock. The data paths are internally pipelined and 4n bits prefetched to achieve very high bandwidth.