IS34MW02G164-TLI-TR

Density 2G
Vcc 1.8V
Status Contact Factory for samples
Ecc Requirement 4-bit
Outpack Tape on Reel
Bus Width 16 = x16
Temp.Range -40°C to 105°C
Package Type 48-TSOP1
Squential Read Speed (ns) 45
Ecc Requirement 4 = 4-bit ECC
Revision = First Generation
ROHS Version L = true
Temperature Range I = Industrial (-40°C to +85°C)
Vdd(V) W = 1.8V
Density Configuration 02G = 2G
Product Family 34 = NAND
Package Code T = TSOP-48
Device Technology M = Standard NAND (SLC)

IS34MW02G164-TLI-TR Features

  • Efficient Read and Program modes
  • - Command/Address/Data Multiplexed I/O Interface - Command Register Operation - Automatic Page 0 Read at Power-Up Option - Boot from NAND support - Automatic Memory Download - NOP: 4 cycles - Cache Program Operation for High Performance Program - Cache Read Operation - Copy-Back Operation - EDO mode - OTP operation - Two-Plane Operation - Bad-Block-Protect
  • Advanced Security Protection
  • - Hardware Data Protection: - Program/Erase Lockout during Power Transitions
  • Industry Standard Pin-out & Packages
  • - T =48-pin TSOP 1 - B =63-ball VFBGA (Call Factory)
  • Flexible & Efficient Memory Architecture
  • - Memory Cell: 1bit/Memory Cell - Organization: 256Mb x8 /128Mb x16 - X8: - Memory Cell Array: (256M + 8M) x 8bit - Data Register: (2K + 64) x 8bit - Page Size: (2K + 64) Byte - Block Erase: (128K + 4K) Byte - X16: - - - - - Memory Cell Array: (128M + 4M) x 16bit - Data Register: (1K + 32) x 16bit - Page Size: (1K + 32) Byte - Block Erase: (64K + 2K) Byte
  • Highest performance
  • - Read Performance - Random Read: 25us (Max.) - Serial Access: 45ns (Max.) - Write Performance - Program time: 300us - typical - Block Erase time: 3ms
    • typical
  • Low Power with Wide Temp. Ranges
  • - Single 1.8V (1.7V to 1.95V) Voltage Supply - 15 mA Active Read Current - 10 µA Standby Current - Temp Grades: Industrial : -40°C to +85°C Automotive, A1: -40°C to +85°C

Overview

The IS34/35MW2G084/164 are 256Mx8/128Mx16 bit with spare 8Mx8/4Mx16 bit capacity. The devices are offered in 1.8V Vcc Power Supply. Its NAND cell provides the most cost-effective solution for the solid state mass storage market. The memory is divided into blocks that can be erased independently so it is possible to preserve valid data while old data is erased. The device contains 2,048 blocks, composed by 64 pages consisting in two NAND structures of 32 series connected Flash cells. A program operation allows to write the 2,112-Byte page in typical 300us and an erase operation can be performed in typical 3ms on a 128K-Byte for X8 device block (or 64K- Word for x16 device block). Data in the page mode can be read out at 45ns cycle time per Word. The I/O pins serve as the ports for address and command inputs as well as data input/output. The copy back function allows the optimization of defective blocks management: when a page program operation fails, the data can be directly programmed in another page inside the same array section without the time consuming serial data insertion phase. The cache program feature allows the data insertion in the cache register while the data register is copied into the Flash array. This pipelined program operation improves the program throughput when long files are written inside the memory. A cache read feature is also implemented. This feature allows to dramatically improving the read throughput when consecutive pages have to be streamed out. This device includes extra feature: Automatic Read at Power Up.