Density | 512M |
---|---|
Vcc | 2.3-3.6V |
Type | Multi I/O SPI, QPI, DTR |
Status | Prod |
Frequency | 80M/133Mhz |
Temp Range | -40 to 125°C |
Package Type | SOIC, WSON, TFBGA |
Alt Version Doc | |
Product Family | P = Single/Dual/Quad/QPI SPI DTR Options Available |
Package Type | L = 8 pin WSON (8x6 mm) |
Temperature Grade | E = Extended grade (-40°C to +105°C) |
Lead Free Package | L = Lead-Free (Pb Free) and Halogen Free |
Density | 512 = 512K |
Special Options | Q = QE bit set to 1 |
Operating Voltage Range | L = 2.3-3.6V |
Rev Control | M = M |
The IS25LP512M and IS25WP512M Serial Flash memory offers a versatile storage solution with high flexibility and performance in a simplified pin count package. ISSI’s “Industry Standard Serial Interface” Flash is for systems that require limited space, a low pin count, and low power consumption. The device is accessed through a 4-wire SPI Interface consisting of a Serial Data Input (SI), Serial Data Output (SO), Serial Clock (SCK), and Chip Enable (CE#) pins, which can also be configured to serve as multi-I/O (see pin descriptions). The device supports Dual and Quad I/O as well as standard, Dual Output, and Quad Output SPI. Clock frequencies of up to 133MHz allow for equivalent clock rates of up to 532MHz (133MHz x 4) which equates to 66.5Mbytes/s of data throughput. The IS25xE series of Flash adds support for DTR (Double Transfer Rate) commands that transfer addresses and read data on both edges of the clock. These transfer rates can outperform 16-bit Parallel Flash memories allowing for efficient memory access to support XIP (execute in place) operation. The memory array is organized into programmable pages of 256/512 bytes. This family supports page program mode where 1 to 256/512 bytes of data are programmed in a single command. QPI (Quad Peripheral Interface) supports 2-cycle instruction further reducing instruction times. Pages can be erased in groups of 4Kbyte sectors, 32Kbyte blocks, 64K/256Kbyte blocks, and/or the entire chip. The uniform sector and block architecture allows for a high degree of flexibility so that the device can be utilized for a broad variety of applications requiring solid data retention. Item which must be waived from the initial Engineering Sample Initial Engineering sample does not meet below item in the specification, but it will be fixed in the production version.